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Critical systems are often very complex
Inside an engine ECU: functions are the nodes (≈1500), edges are function calls, 
Functions are processing around 35000 variables
suppliers
OEM
Complete Electrical and Electronic architecture:  10s of ECUs, 
many wired and some wireless networks, gateways, etc 
s
Figure from [11]
Outline
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 Simulation in the design of critical systems with a 
focus on timing-accurate simulation
V&V of 
critical 
systems
Use-cases of 
simulation
Key is model 
correctness 
and 
methodology
Verification along the dev. cycle
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Simulation 
 Worst-Case Execution 
Time analysis
 Worst-Case Response 
time analysis: ECU, 
bus, system-level
 Probabilistic analysis 
(academia)
 Execution time 
measurements
 Integration tests
 Off-line trace analysis 
& monitoring tools
 … 
Testing
“Project” “Real”“Early stage”
Technological
& design choices 
Configuration & 
optimization
Refine and validate 
models & impact 
of non-conformance 
Formal verification
 Functional simulation
 Software-in-the-loop, 
hardware in the loop, 
etc
 Timing-accurate
simulation of ECU, 
bus, system-level
 Correctness in the value domain functional
simulation
 Correctness in the time domain timing accurate
simulation, everything else is abstracted away
Critical systems are often real-time systems
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Dynamics of 
the doors
Dynamics of 
the gears
Pilot’s inputs
Se
n
so
rs
Controller
airplane landing gear [9]
Model
in-the-loop
(Mil)
Software
in-the-loop
(Sil)
Hardware
in-the-loop
(Hil)
Hundreds of timing constraints
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Stimulus Response
Figure from [10]
Timing-accurate simulation: the activities of the system are 
modelled by their activation patterns and execution time 
– functional behaviour is not captured
Responsiveness
Freshness of data
Jitters
 Synchronicity 
 … 
Zoom on response time constraints   
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Simulation 
 Worst-Case Execution 
Time analysis
 Response times by 
simulation: ECU, 
networks, system-level
TestingFormal verification
Requires knowledge of
 All activities: tasks, frames, signals
 Software code to derive execution times
 Complete embedded architecture with all 
scheduling & configuration parameters for 
buses and ECUs
Solution for early-stage verification: conservative
assumptions and time budget per resource
Accurate model  verification
Approximate model debugging, but 
usually unpredictably unsafe f r verification
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Interest in the tails of the distribution
P
ro
b
a
b
ili
ty
Delay (time)
Simulation max.
Upper-bound with 
mathematical analysis
Q5Q4
(actual) worst-case 
delay (WCTT)
Easily observable events Infrequent events
Testbed & 
Simulation
Long 
Simulation 
Mathematical 
analysis
Quantile Qn:   smallest value such that
P[ delay > Qn ] < 10
-n
Less than 1 event every 
100 000, 1 every 17mn 
with 10ms period
Using simulation means accepting a quantified risk -
system must be robust to that
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Working with quantiles in practice – see [5] 
P
ro
b
ab
ili
ty
Simulation max.
Q6Q5
Max acceptable 
value
1. Identify frame deadline
2. Decide the tolerable risk  target quantile
3. Simulate “sufficiently” long 
4. If target quantile value is below max. acceptable 
value, performance objective is met
Performance metrics: illustration on a Daimler prototype network 
(ADAS, control functions) [1]
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Communication latencies
(upper bound)
Max 
(sim)
Q5
Avg
Min
The 58 flows of data sorted by increasing communication latencies
0.7 ms
0.5 ms Less than 1 transmission 
every 100 000 
above red curve
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Simulation of embedded architectures
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Ethernet Gateway
3) Functional 
model with 
plant model 
Today: timing accurate 
simulation of complete 
heterogeneous embedded 
architectures
 Speedup > 10 
Suited up to (1-10-6) quantiles
Tomorrow: system-level 
simulation with models of the 
functional behavior
4) High-level 
protocol layer
2) Application 
software
[RTaW-Pegase screenshot]
1) Domain-specific 
traffic models
CPAL simulation language – see [4]
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Model and program  
functional and non-functional concerns
Simulate
possibly embedded within external tools such as RTaW-Pegase™ and 
Matlab/Simulink ™
Execute 
bare metal or hosted by an OS - prototypes or real systems
1
2
3
Freely available from www.designcps.com
How do we know 
simulation models are correct?!
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? 


What do we have at hand ?
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 Are the models described ? Usually no
 Is source code available? No
 Complexity of the models and implementations? High – Domain 
experts typically take many months to master a new technology!
Do we have qualification ?  No
 Are there public benchmarks on which validate the results? No
 Limited number of end-users and cost-pressure ? Yes
 Can we prove the correctness of the simulation results ? No
Best practice : several techniques and 
several tools for cross-validation 
Black-box
tools
Examples of cross-validation
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 Comparing different simulation models: e.g, in-house vs
commercial, coarse-grained vs fine-grained
 Comparing simulation against analytic results: e.g., upper-
bound and lower-bounds analysis
 Validating a simulator using real communication/execution  
traces: e.g., comparing inter-arrival times distributions
 Re-simulating worst-case situation from mathematical analysis
 …
Our experience: for complex systems, 
validating timing accurate simulation models is 
much easier than mathematical models
Illustration: Some/IP middleware [7,8]
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SOME/IP SD: service discovery for automotive Ethernet  
Objective: find the right tradeoff between subscription 
latency  and  SOME/IP SD overhead 
Max analysis
4.005ms
Max simulation 
3.98ms
Subscription
latency
for a client 
 Simulation complementary to worst-case analysis 
 2 steps: coarse grained models, then coupling with timing-
accurate network simulator 
 Same CPAL models can be used to implement testbeds
4 ms
Simulation for .. safety-critical systems ?!
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Know what to expect from simulation – typically:
 Worst-case behaviors are out of reach but extremely rare events 
(e.g., Pr << 10-6 - see[1])
 Able to provide guarantees for events up Pr < 10-6 in a few hours
 Coarse-grained lower-bounds analysis to cross-validate
Sound simulation methodology – see [1]
 Q1: is a single run enough ?
 Q2: can we run simulation in parallel and aggregate results ?
 Q3: simulation length ?
 Q4: correlations between “feared events” ?
Our view: if system can be made robust to rare (quantified) 
faults such as deadline misses, then designing with simulation 
is more effective in terms of resource usage  
Simulation for .. safety-critical systems ?!
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Know what to expect from simulation – typically:
 Worst-case behaviors are out of reach but typically extremely 
rare events (e.g., Pr << 10-6)
 Able to provide guarantees for events up Pr < 10-6 in a few hours
 Coarse-grained lower-bounds analysis to cross-validate
Simulation methodology
 Q1: is a single run enough ?
 Q2: can we run simulation in parallel and aggregate results ?
 Q3: simulation length ?
 Q4: correlations between “feared events” ?
Tool support should help here: 
Right : numbers in gray should not be trusted
Left : deriv  simulation time wrt target quantile
[R
TaW
-p
e
gase
scree
n
sh
o
t]Industry trend: verification by simulation implemented as a 
push-button feature in the design flow with all the 
complexity hidden from the user  - domain expert only 
called on in case performance requirements are not met.
Ahead of us #1 : timing-Augmented Model Driven Development
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Solution: injecting delays in the 
simulation - but how to do that 
early stage without knowledge 
of complete configuration ? 
Ongoing work:
1. Designer defines timing-acceptable 
solution in terms of significant events: 
order & quantified relationships btw them
2. Derive QoS needed from the runtime 
systems: CPU, comm. latencies
3. Resource reservation & QoS ensured at 
run-time
 Functional integration fails if control engineering assumptions not 
met at run-time: sampling jitters, varying response times, etc
Ahead of us #2 : finding initial conditions leading to degraded 
performances  worst-case oriented simulation  
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Sim. max 
synchronous startup
Sim. max random initial offsets
Communication latencies
(upper bound)
Avionics network : the 3214 flows of data sorted by increasing communication latencies
average difference is 56% 
(up to 88%)
7 ms
Case-study in [1]
Ahead of us #2 : simulation is unable to find pessimistic situations 
.. unlike lower bound analysis
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Unfavorable scenario 
(analysis from [3])
Average difference is 4.7% 
(up to 35%)
Avionics network : the 3214 flows of data sorted by increasing communication latencies
Need for optimization 
techniques to identify initial 
conditions leading to 
specific behaviors/situations 
(e.g., worst responsiveness)     
Communication latencies
(upper bound)
Case-study in [1]
 Complex mathematical models is a dead-end for systems not 
conceived with analyzability as a requirement they cannot 
catch up with the complexity - see [1]
 Simulation is effective for critical systems that can tolerate 
faults with a controlled risk  best resource usage
• Need for proper methodology
• Cross-validation is a must-have 
• Models and their assumptions should be questioned by 
end-users
 Today: high-performance timing-accurate simulation of 
complete heterogeneous embedded architectures
 Ahead of us: system-level simulation with functional behavior 
within a Model-Driven Engineering flow 
Key takeaways
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